[39] P. Xu, X. Zhang, C. Hao, Y. Zhao, Y. Zhang, Y. Wang et al. 2020. AutoDNNchip: An automated DNN chip predictor

and builder for both FPGAs and ASICs. In Proceedings of the Conference on Field Programmable Gate Arrays (FPGA’20).

40–50.

[37] H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. 2002. Orion: A power-performance simulator for interconnection networks.

InProceedings of the Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’02). 294–395.

[34] Y. S. Shao, B. Reagen, G. -Y. Wei, and D. Brooks. 2014. Aladdin: A Pre-RTL, power-performance accelerator simula-

tor enabling large design space exploration of customized architectures. In Proceedings of the Annual International

Symposium on Computer Architecture (ISCA’14). 97–108.

[33] P. Sengupta, A. Tyagi, Y. Chen, and J. Hu. 2022. How good is your verilog RTL code? A quick answer from machine

learning. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’22).

[27] S. D. Manasi, F. S. Snigdha, and S. S. Sapatnekar. 2018. NeuPart: Using analytical models to drive energy-efficient

partitioning of CNN computations on cloud-connected mobile clients. IEEE TVLSI 28, 8 (2018), 1844–1857.

[15] A. B. Kahng, B. Lin, and S. Nath. 2015. ORION3.0: A comprehensive NoC router estimation tool. IEEE Embed. Syst.

Lett. 7, 2 (2015), 41–45.

[19] W. Lee, Y. Kim, J. H. Ryoo, D. Sunwoo, A. Gerstlauer, and L. K. John. 2015. PowerTrain: A learning-based calibration

of McPAT power models. Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’15).

189–194.

Cc

[21] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’09).

[8] S. Dai, Y. Zhou, H. Zhang, E. Ustun, E. F. Y. Young, and Z. Zhang. 2018. Fast and accurate estimation of quality of

results in high-level synthesis with machine learning. In Proceedings of the Annual International Symposium on Field-

Programmable Custom Computing Machines (FCCM’18). 129–132.

[18] F. Last and U. Schlichtmann. 2021. Feeding hungry models less: Deep transfer learning for embedded memory PPA

models. In Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD (MLCAD’21). 1–6.

[24] Z. Lin, J. Zhao, S. Sinha, and W. Zhang. 2020. HL-Pow: A learning-based power modeling framework for high-level

synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’20). 574–580.

[20] F. Li, Y. Wang, C. Liu, H. Li, and X. Li. 2022. NoCeption: A fast PPA prediction framework for network-on-chips using

graph neural network. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’22).

[7] C. K. Cheng, C. Holtz, A. B. Kahng, B. Lin, and U. Mallappa. 2023. DAGSizer: A directed graph convolutional network

approach to discrete gate sizing of VLSI graphs. ACM TODAES 28, 4 (2023), 1–31.